I. INTRODUCTION

I
N recent years, graphene has emerged as a novel monolayer material with exotic physical properties [1] , [2] for applications in high-performance electronic devices [3] , [4] . Namely, the relation between the charge carrier energy E and the 2-D wave vector k = k x 2 + k y 2 is linear, i.e., E = ±hv F k, where v F ∼ 10 8 cm/s is the Fermi velocity, thereby reducing the bandgap to a single point (Dirac point) [1] . In this framework, all carriers have a velocity with the same absolute value that is one order of magnitude larger than in conventional III-V materials [5] , making graphene a promising candidate for high-speed nanoelectronics.
Recently, graphene field-effect transistors (GFETs) were successfully fabricated and exhibited I-V characteristics similar to conventional silicon MOS transistors [3] . Low-field mobilities were, however, strongly degraded by the presence of coulombic space charge in the neighboring oxides, whereas nonlinearities in the I-V characteristics were interpreted as caused by carrier velocity saturation for which the value would depend on the carrier concentration induced by gate voltages in the 2-D graphene monolayer.
In this paper, we developed a charge-control model for GFETs that does not require the assumption of carrier density-dependent saturation velocity to reproduce the experimental characteristics. Our model also provides closed form analytic expressions for the saturation voltage, conductance, and transconductance of the device. Fig. 1 shows a schematic of the GFET, where the graphene monolayer sits on a thick SiO 2 layer with capacitance C back on top of a back gate that controls the source and drain resistance R s at the same time as the channel threshold voltage with bias V gback . A top gate of length L, separated from the graphene monolayer by a thinner oxide with capacitance C top , controls the carriers in the channel with V gtop . For the sake of comparison with experiment, we will only consider p-channel device operation, but our model is valid for n-channel operation as well.
II. TRANSISTOR STRUCTURE
III. MODEL
In order to model the transport characteristics of the GFET, we split the carrier distribution function into its even and odd parts so f ( k) = f even ( k) + f odd ( k). Then, it is well known that in the presence of randomizing collisions, and even in high fields, the Boltzmann transport equation can be written as [6] eF h
with 1/τ tot (k) = i 1/τ i (k) and the i-index indicates a particular scattering mechanism. F is the electric field. In the presence of strong inter-carrier scattering for high carrier concentration, the even part of the distribution is thermalized at an electronic temperature T e , and reads
where k F = k F (x) defines the carrier concentration along the channel. In p-channel, the current can be calculated as
where L is the channel length, and the factor 4 accounts for the spin and the twofold degeneracy of the Dirac point [1] . [7] , the hole current in a 2-D graphene layer reads
where W is the graphene layer width, p is the hole concentration, and τ (p) is the relaxation time (inverse scattering rate) for a particular carrier concentration p. In the high field regime, we assume τ (p) = τ lf /(1 + F/F c ) where F c is the critical field for the onset of high energy collisions such as remote phonons [8] , for instance, τ lf (p) = τ 0 p/N i is the low-field relaxation time dominated by scattering with charged impurities with density N i [7] , and τ 0 is a time constant. By setting μ 0 = (e/h) v F τ 0 p/N i , one recovers the conventional current expression
where the low-field conductance σ lf ∝ p, as observed experimentally [1] , [7] . In the charge-control model, close to the Dirac point, one can use the mass action law [9] to get
where p 0 is the minimum sheet carrier concentration [7] and Q(x) is the electric charge density along the channel from source to drain given by
in the gradual channel approximation [10] . Here, V g 0 = V gtop − V 0 where V 0 is the threshold voltage of the GFET and is defined as [3] 
where V 0 gtop and V 0 gback designate the top and back gate voltages at the Dirac point, respectively. However, for
2e > > p 0 , which 1 Here, we assume carrier energies are low enough so that the linear energy dispersion holds, since the maximum voltage drop along the channel is < 3 V accounting for the source and drain regions, well within the linearity region.
is the case for all bias conditions considered in this analysis, one can write
By integrating the current (5) from source to drain as in conventional MOS devices [10] , and by taking into account the series resistance R s at the source and drain [3] , one gets
Solving for I d , one obtains a closed expression for the drain current
where
From here, the low drain-source bias conductance is readily calculated by taking the derivative of the current expression (10) with respect to V ds as V ds goes to zero. One gets
of V c , as is the conductance at low drain bias. The low drainsource bias resistance reads
which establishes a linear relation between 1/g ds and 1/V g 0 with a slope given by R c V c (inversely proportional to the mobility) and an asymptotic conductance value for large V g 0 reaching 2R s . In the same context, one obtains the expression for the drainsource saturation voltage as a function of the top gate voltage V g 0 by solving for V ds after setting the derivative of the current (10) with respect to V ds equal to zero that yields
with γ = R s /R c . Substituting the drain-source saturation voltage (13) into the current equation (10) enables us to obtain the expression of the saturation drain current as a function of the top gate voltage that reads
By taking the derivative of the saturation current with respect to the top gate voltage, one derives the expression for the transconductance at saturation
Additionally, the expression for the electric potential as a function of position along the channel length can be derived from the current equation (10) and is given by
and the source is located at x = 0.
IV. RESULTS
In this section, we discuss the results for the case of V gback = -40 V (V 0 = 2.36 V) and of V gback = +40 V (V 0 = 0.64 V). In the former, the source and drain regions of the GFET are p-type, while in the latter, they are n-type; we notice that both threshold voltages are positive, and in both cases the top gate is biased negatively to form a p-channel.
A. V gback = −40 V Fig. 2 shows the plots of both the low-bias conductance g ds as a function of the top gate voltage, and the low-bias resistance R ds as a function of the inverse of the top gate voltage in the device configuration investigated in [3] . In Fig. 2(a) , the solid curve is calculated from (11) with the mobility μ 0 = 550 cm 2 /(V·s) and source resistance value (R s = 700 Ω) as explicitly given in [3] , which gives good agreement with the experimental data close to the minimum conductance, but underestimates the former by about 20% at high top gate bias. The dashed curve is the best fit of (11) with the experimental conductance with μ 0 = 600 cm 2 /(V·s) and R s = 500 Ω, which indicates that the discrepancy with the previous data is essentially due to a different value of the source resistance. In Fig. 2(b) , one can see that the experimental resistance values display a linear relation with 1/V g 0 in agreement with (12) . While their mobilities have similar values (within 10%), both theoretical curves are shifted from one another by the different values of the source resistance R ds .
In Fig. 3(a) , we display the I-V characteristics of the GFET for V gback = -40 V. An excellent agreement between experiment and theory (10) is obtained with μ 0 = 700 cm 2 /(V·s), R s = 800 Ω, and V c = 0.45 V for all gate biases, which provides the right current values for high (negative) V ds . Our mobility value is 25% higher than Meric's fitted values [μ 0 = 550 cm 2 /(V·s)], while the source resistance is within 15% of the measured ones [3] . The up-kick in the drain current attributed to ambipolar transport for V gtop = 0 V is simulated by a phenomenological current term proportional to V ds V ds(sat) − 1 2 [11] . For comparison,
we also plot the current with the parameter values (μ 0 = 600 cm 2 /(V·s) and R s = 500 Ω) that best fit the conductance characteristics in Fig. 2 , and for which we use V c = 0.5 V (F c = 5 kV/cm) for all gate biases, which gives the right current values at V ds = -3 V, but overestimates the current at high (negative) gate and intermediate source-drain biases. The discrepancy between the two sets of fitting parameters are within the 15-25% range, which is not really excessive and may be due to the fact that in the case of the conductance fit, the experimental data are obtained for very low bias, whereas in the case of the I-V fit, the mobility μ 0 and source resistance R s values account for intermediate source-drain biases, which describe different transport processes (warm holes) with the onset of remote phonon scattering [8] at intermediate fields than low-bias transport only limited by impurity scattering [7] . Fig. 4(b) shows the carrier concentration (left axis) and electric potential (right axis) at the saturation onset (V ds = V ds(sat) ) as functions of position along the channel length with the source located at x = 0. One can observe that the channel never experiences pinch-off since the carrier concentration never reaches the minimum sheet carrier concentration given by p 0 = 0.5 × 10 12 cm −2 . Therefore, we believe the current up-kick at high source drain bias for V gtop = 0 V may be due to other effects than electron injection from the drain side, such as impact ionization with carrier multiplication for instance [11] .
B. V gback = +40 V
In Fig. 4 , we show the comparison between theoretical and experimental results for both the p-channel conductance and resistances. In Fig. 4(a) , the solid curve is obtained from (11) with the parameters (μ 0 = 1200 cm 2 /(V·s), R s = 1200 Ω) given in [3] , while the dashed curve uses μ 0 = 400 cm 2 /(V·s) and R s = 1000 Ω to fit the experimental data, which again display the linear relation predicted in (12) for the resistance as seen in Fig. 4(b) . Here, the discrepancy between the two sets of values for the fitting parameters is more dramatic since it affects both the slope (mobility), and to a less extent the asymptotic value of the source resistance. Fig. 5(a) shows the I-V characteristics of the GFET for V gback = +40 V. Here, the best fit is obtained with μ 0 = 1200 cm 2 /(V·s), R s = 1500 Ω, and V c = 1.5 V (F c = 15 kV/cm) for all gate biases, which are also close to Meric's values [3] , but significantly different from the best conductance fit in Fig. 3 that underestimates (overestimates) the current at low (high) (negative) gate bias. This high value for F c compared to the GFET configuration with V gback = −40 V is indicative of the higher saturation voltage for similar channel concentrations (indeed the curves for V gtop = −1.8 and −2.8 V on the one hand (V gback = +40 V) and V gtop = 0 and −1.5 V on the other hand (V gback = −40 V) have similar charges at the source), while the higher source resistance provides lower current than for V gback = −40 V, despite the higher mobility. be seen that the channel never experiences pinch-off since the carrier concentration never reaches the minimum sheet carrier concentration.
C. Transfer Characteristics
In Fig. 6 , we plot the drain-source saturation voltage as a function of gate bias (13) for the two GFET configurations. The vertical bars on the plot represent the approximate range of the saturation drain-source voltage obtained from the experimental plots [3] . One notices the excellent agreement between theory and experiment, especially for the V gback = −40 V condition, whereas the discrepancy for the V gback = +40 V configuration is due to the uncertainty in ascertaining the experimental values that fall out of the figure. One also notices the steeper variation of the saturation voltage in the latter case compared to the former case, which is reflected in the larger value of the critical fields to reproduce the experimental data.
In Fig. 7 , we plot the saturation current as a function of the top gate voltage (14). For the case V gback = −40 V, the extraction of the experimental values of the saturation current is straightforward, except for high top gate biases for which the current has not saturated [see Fig. 3(a) ], and shows an excellent agreement with our model. For the case V gback = +40 V, the bars are estimates of experimental values because the current does not saturate for all values of V gtop over the range of the source-drain voltage [see Fig. 5(a) ]. For both V gback , it can be seen that the relationship between the saturation current and top gate voltage is linear, and an excellent agreement between theory and experiment is obtained with discrepancies occurring at low top gate biases.
We also display the profile of the transconductance at saturation as a function of top gate voltage (15) in Fig. 8 . One notices that for V gback = +40 V, g m is much more drastically affected by the variation of the top gate voltage than for the V gback = −40 V condition. This is due to the V c term in (15) since the critical field, and consequently the critical voltage is much larger when V gback = +40 V.
V. DISCUSSION AND CONCLUSION
We provide a coherent model for the output and transfer characteristics of GFETs with two back-gate bias configurations, for which the source and drain contacts are either p-or n-type. For unipolar transport, closed form expressions are obtained for the current, low drain bias conductance, transconductance at saturation, saturation voltages, saturation currents, and potential along the channel, which rely on three parameters, i.e., low-field carrier mobility, source-drain resistance, and critical field for the high-energy carrier scattering, to reproduce the experimental I-V characteristics for each back-gate condition. In particular, we predict a linear dependence of the low-field resistance versus inverse gate voltage, which is quantitatively confirmed, while we point out a discrepancy between the parameter values used for the g ds -V g 0 plots and the I-V characteristics, especially for positive back-gate voltage, which has not been resolved so far. However, the predicted quasi-linear dependence between saturation voltage and gate voltage is well confirmed experimentally.
Let us emphasize that our model relies on only one F c parameter to describe the current at high drain biases for all top gate biases, which according to the velocity field relation v(F) implies a single saturation velocity v sat = 3.2 × 10 6 cm/s (1.8 × 10 7 cm/s) for V gback = −40 V (+40 V), unlike Meric's model that requires a concentration-dependent saturation velocity to fit the experimental data. In this respect, let us point out that close analysis of the source-drain field profile indicates that the maximum fields achieved in the highest drain biases are only a few times the critical field values F c , which is far from achieving saturation, it is, therefore, quite possible that the velocity-field relation acquires a lower slope due to remote phonon scattering rather than saturating [12] .
Finally, we also point out that our approach is based on the charge-control model in which 1-D analysis is valid for wide devices so that size effects due to confinement are negligible. The device is also "well tempered" and the drain to gate voltage ratio is small enough so that the gradual channel approximation is valid. Indeed, detailed analysis of the charge-control model indicates that even for the lowest (negative) top gate bias, i.e., V gtop = 0 V (−0.8 V) for V gback = −40 V (+40 V), the channel never reaches pinch-off, which suggests that the current increase at high drain biases may be due to other causes than electron injection [11] . For shorter gate lengths or higher drain biases, nonlinearity in the energy dispersion [13] should be included, as well as carrier multiplication by impact ionization [11] .
